8256

MULTIFUNCTION UNIVERSAL ASYNCHRONOUS RECEIVER-TRANSMITTER (MUART)

- Programmable Serial Asynchronous Communications Interface for 5-, 6-, 7-, or 8-Bit Characters, 1, 1½, or 2 Stop Bits, and Parity Generation
- Two 8-Bit Programmable Parallel I/O Ports; Port 1 Can Be Programmed for Port 2 Handshake Controls and Event Counter Inputs
- On-Board Baud Rate Generator
 Programmable for 13 Common Baud
 Rates up to 19.2K Bits/second, or an
 External Baud Clock Maximum of 1M
 Bit/second
- Eight-Level Priority Interrupt Controller Programmable for 8085 or iAPX 86, iAPX 88 Systems and for Fully Nested Interrupt Capability
- Five 8-Bit Programmable Timer/ Counters; Four Can Be Cascaded to Two 16-Bit Timer/Counters
- Programmable System Clock to 1 ×, 2 ×, 3 ×, or 5 × 1.024 MHz

The Intel® 8256 Multifunction Universal Asynchronous Receiver-Transmitter (MUART) combines five commonly used functions into a single 40-pin device. It is designed to interface to the 8048, 8085A, iAPX 86, and iAPX 88 to perform serial communications, parallel I/O, timing, event counting, and priority interrupt functions. All of these functions are fully programmable through nine internal registers. In addition, the five timer/counters and two parallel I/O ports can be accessed directly by the microprocessor.






Table 1. Pin Description

Symbol	Pin No.	Туре	Name and Function	
AD0-AD4 DB5-DB7	1-5 6-8	1/0	Address/Data: Three-State Address/Data lines which interface with the CPU lower 8-bit address/data bus. The 5-bit address is latched on the falling edge of ALE. In 8048 and 8085 mode, AD0-AD3 are used to select the proper register, while AD1-AD4 are used in 8086 and 8088 mode. The 8-bit bidirectional data bus is either written into or read from the chip depending on the latched CS and RD or	
will er:	et ho	s p*/		
HM St	180	3 : 1		
et-lie - a sum s	00:00	orti.		
			WR. Address Latch Enable: Latches the 5 address lines on AD0-AD4 and CS on the falling edge.	
ALE	9	1		
RD TOPEL	10	1	Read Control: When this signal is low, the previously selected register is enabled onto the data bus.	
o WR -	11	1 1.	Write Control: When this signal is low, the value on the data bus is placed into the previously selected register.	
AN THE	0.00	1190		
RESET	0.12	Lint s	Pulse provided by the CPU to initialize the system. The MUART remains "idle" until it is reprogrammed by the CPU.	
CS	13	1	Chip Select: A low on this signal enables the MUART. It is latched with the address on the falling edge of ALE, and RD and WR have no effect unless CS was latched low during the ALE cycle. Interrupt Acknowledge: If the MUART has been enabled to respond to interrupts, it puts an RST on the bus for the 8085 or a vector for the 8086. The bit he interrupt register is reset when the interrupt is placed onto the bus. Interrupt: A high signals the CPU that	
b celo	is box	פוועם		
ĪNTA	14	1		
d Lillo:	15	0		
42.1	8131	135 E	the MUART needs service. External interrupt: A high on this pin signals that an external device requests service. EXTINT must be held high until	
EXTINT	16	Pent		
break-It	10101	i lain	INTA or read Interrupt occurs.	
CLK	17	1	System Clock: This input provides an accurate timing source for the MUART It must be 1x; 2x, 3x, or 5x 1.024 MHz and is used by the baud rate generator and real time clocks.	
TRANSPORT OF THE PARTY OF THE P		Land		
*	15	1 Maria	Receive Clock: If baud rate 0 is	
RxC	18	1/0		
	-	-	selected, this input clocks bits into RxD on the rising edge. If a baud rate from 1-0F ₁₆ is selected, this output will	
RxC	-	-	selected, this input clocks bits into RxD on the rising edge. If a baud rate from 1-0F ₁₆ is selected, this output will provide a rising edge at the center of each received data bit. This output remains high during start, stop, and	
D7 gbe a-	18	VO	selected, this input clocks bits into RxD on the rising edge. If a baud rate from 1-0F ₁₆ is selected, this output will provide a rising edge at the center of each received data bit. This output remains high during start, stop, and	

scription		3.	* *		
Symbol	Pin No.	Туре	N		
Vcc	40	PS	Power: +5		
P17-P10	32-39	VO	Parallel I/O grammed a perform ge for the CPU addition to programme functions counter in munication.		
P27-P20	24-31	VO	Parallel VO		
C 1/190	E SE		of this port output. Also bidirections lines in Por		
TxD	23	0	Transmit Di serial data from the Mi		
TxC	22	VO	Transmit C this input of mitter on tr of 1 or 2 is the user to which is us mitter. If th internal tra 1½ stop characters ted, the inte be reset at the clock spike instel low transiti- each bit an the center of		
CTS 51 .71 51 .43 51 .46 64 .67 65 .69	21	1 13.	Clear to Se serial trans character in be sent. A causes the previously transmitter when the b transmission the first sto baud rate fi must be low will be ignored.		
d neo	19-101	00 fe	armen .		
officers of normal atmilia	51001	5 Mg.	THE STATE		
nom:	D TA	Drog k	BO DE		
Symple	1705 C	3 00	CHE THE		